Synfora Joins Xilinx ESL Initiative Ecosystem

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—February 21, 2008— Synfora, Inc., the premier provider of algorithmic synthesis tools used to design systems-on-chips (SoCs) and FPGAs, today announced that Synfora, with its PICO Platform solutions, has joined the Xilinx ESL Initiative. The addition of Synfora's algorithmic synthesis technology to this program continues to emphasize Xilinx commitment toward driving technological innovations and solutions that promote high-level, electronic system level (ESL) design. According to market researcher Gary Smith of Gary Smith EDA, ESL design is one of the fastest growing segments of the EDA market with an expected 50 percent compounded annual growth rate during the next five years.

"We are pleased to be part of the Xilinx ESL Initiative," said Simon Napper, President and CEO, Synfora. "System companies are increasingly turning to FPGAs to implement complex algorithms in hardware to deliver high performance products and PICO technology is uniquely able to mask much of the implementation complexity by transforming an untimed sequential C algorithm into parallel, timed multi-block pipelines."

Synfora's PICO platform automatically creates complex hardware sub-systems (application engines) from sequential untimed C algorithms. Tools based on the PICO platform allow designers to explore programmability, performance, power, area and clock frequency. Joining the Xilinx ESL Initiative gives Xilinx Inc. and Synfora the ability to build a product that can synthesize efficient, multi-block pipelines from an ANSI C algorithms targeting Xilinx advanced FPGAs such as low-cost Spartan-3 and 65nm Virtex-5 FPGA families. Synfora is developing FPGA-specific algorithmic synthesis technology to take full advantage of Xilinx' world leading FPGA architectures including the interface, DSP blocks, block RAM and other key system enabling functions embedded in the FPGA fabric. The PICO platform solution for FPGA will enable designers to synthesize complex, multi-block pipelines from a single algorithm without having to perform any form of post-synthesis assembly, therefore more powerful design exploration and optimization can be applied to the final hardware.

"We are pleased to welcome Synfora as a member of the Xilinx ESL Initiative," said Steve Lass, senior director of Software Marketing at Xilinx. "Synfora's PICO Platform is another step forward in the advancement of system-level FPGA design as they deliver solutions that meet the growing need for advanced algorithmic synthesis tools that support Xilinx FPGAs."

About The Xilinx ESL Initiative

The Xilinx ESL Initiative is a multi-faceted program aimed at proliferating high-level design methodologies and tool flows for FPGAs. The goal is to make it easier for hardware designers and software programmers to leverage Xilinx programmable devices for next generation systems. Xilinx and participating companies are focused on improving ease of use, quality of results and interoperability standards through technical collaboration, cooperative marketing and joint educational activities. For more information about the Xilinx ESL Initiative, visit

About Synfora

Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs) and FPGAs. Synfora's technology helps to reduce design costs and dramatically speed chip development and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the IC design market. The company's investors are ATA Ventures, Foundation Capital, Wafra, U.S. Venture Partners and Xilinx. For latest information on Synfora, please visit


Synfora Press Contact:
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact

Review Article Be the first to review this article
IMTS 2018 Register Now>>

Featured Video
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise