HDL Design House Introduces JESD204B PCS IP Core – HIP 600

Belgrade, Serbia, April 23, 2013 --  HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, has announced the availability of its JESD204B Physical Coding Sublayer (PCS) IP core (HIP 600), which enables transmission and reception of data via a configurable number of lanes in compliance to JEDEC’s JESD204B specification.

The JESD204B PCS IP Core performs frame generation, encoding, and scrambling for data transmission, as well as decoding, frame recovery, intra and inter lane alignment, and descrambling on data reception.  It is highly configurable via an APB interface, and supports subclass 0, 1, & 2 data latency handling. 

For test purposes, the JESD204B PCS IP offers built-in PRBS generator/verifier pairs, as well as various loopback data path modes.

About HDL DH FlexIP core library

The FlexIP core library includes a broad portfolio of high-quality, silicon proven digital and analog IP cores for SoC designs. The library covers a large number of standards and protocols such as HDMI, DisplayPort, MIPI (DSI, UniPro and CSI, DigRF, BIF), USF, I2S, Serial RapidIO, SPI flash memory controller, PCI Express, SATA, USB 3.0, and others. Apart from the large number of supported protocols and standards, one of the greatest competitive advantage for users of the FlexIP core library is HDL Design House outstanding capabilities in providing integration services, customization of the IP core at customer's request, verification solutions for the given IP core, as well as on site support. For more information on the FlexIP core library, please go to http://www.hdl-dh.com/products.html

About HDL Design House

HDL Design House delivers leading-edge digital and analog design and verification services and products in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and offers back-end services. The company has extensive experience with the ARM CPU architecture, ARM CPU processor interfaces and development or integration of SoC based on ARM CPU. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House mission is to deliver high quality products and services, with flexible licensing models, competitive pricing and responsible technical support. The company was awarded ISO 9001:2000 and ISO 27001:2005 certifications in December 2006/2009. For more information, please visit www.hdl-dh.com



Contact:

Milena Jovanovic,
Marketing Manager,
HDL Design House,                                                  
Tel.: +381(0)114145557                                        
Email Contact




Review Article Be the first to review this article
IMTS 2018 Register Now>>

Featured Video
Jobs
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise