46th Design Automation Conference Offers Six Full-Day Tutorials

LOUISVILLE, Colo. — (BUSINESS WIRE) — June 22, 2009 The Design Automation Conference (DAC) will offer six educational, full-day tutorials focused on a variety of design methods. The full-day tutorials will be held Monday, July 27 and Friday, July 31 at this year’s DAC. The tutorials will provide CAD professionals, design engineers, their management, as well as academic researchers with an in-depth look at some of the most challenging and topical areas of electronic design, as industry professionals and experts address key trends and issues facing today’s EDA industry. This year, tutorial attendees have the opportunity to earn university Continuing Education Credits in the field of VLSI and Design Automation through new partnerships between DAC and the University of California Santa Cruz (UCSC) Extension, and the University of California San Diego (UCSD) Extension. The 46th DAC will be held July 26 – 31 at the Moscone Center in San Francisco.

“The full-day tutorials are an important part of DAC that offer participants the opportunity to explore a subject in-depth and gain valuable, practical knowledge,” said Dennis Sylvester, 46th DAC Tutorial Chair. “This year we’re excited to partner with two UC campuses to offer tutorial participants the opportunity to earn university credit for their work.”

Full-Day Tutorials

Low-Power SOC Design: State of the Art and Directions

Monday, July 27: 8:30 a.m. – 4:30 p.m.

This tutorial will focus on industrial case studies that highlight state-of-the-art techniques to achieve improved energy efficiency, with special emphasis on aggressive scaling of the power supply. Practical challenges will be discussed, such as early power estimation at the architectural level, power verification along the design flow, timing characterization when using dynamic voltage/frequency scaling (DVFS) and power gating with retentive sequential elements.

Kaushik Roy – Purdue University, West Lafayette, Ind.
Mike Keating – Synopsys, Inc., Mountain View, Calif.
Bernard Ramanadin – STMicroelectronics, France
Matt Severson – Qualcomm CDMA Technologies, Inc., San Diego, Calif.

High-Level Synthesis for ESL Design: Fundamentals and Case Studies

Monday, July 27: 8:30 a.m. – 4:30 p.m.

Attendees participating in this tutorial will learn about High-Level Synthesis techniques they can use immediately. They will also examine the use and impact of High-Level Synthesis on the design process, from conception through implementation. At the conclusion of the tutorial, attendees also will have gained insight into the long-term direction the industry will take.

Daniel Gajski – University of California, Irvine, Calif.
Jason Cong – University of California, Los Angeles, Calif.
Nitin Chawla – STMicroelectronics, Greater Noida, India
Sumio Morioka – NEC Corp., Kawasaki, Japan
Rodric Rabbah – IBM Corp., Hawthorne, N.Y.
Scott Mahlke – University of Michigan, Ann Arbor, Mich.

Post-Silicon Validation and Runtime Verification: Ensuring Correctness after First Silicon

Friday, July 31: 9 a.m. – 5 p.m.

This tutorial will address state-of-the-art methods for detecting and correcting bugs after the first few silicon prototypes of a design become available. It is intended for microprocessor architects and designers, verification engineers, and CAD professionals interested in a better understanding of current post-silicon validation technologies. It will also benefit designers and verification experts in providing an overview of runtime verification solutions that have recently been proposed by the research community.

Valeria Bertacco – University of Michigan, Ann Arbor, Mich.
Rand Gray – Intel Corp., Hillsboro, Ore.
Jai Kumar – Sun Microsystems, Inc., Santa Clara, Calif.
Albert Meixner – NVIDIA Corp., Santa Clara, Calif.
Bart Vermeulen – NXP Semiconductors, Eindhoven, The Netherlands

CAD: Utilizing the State of the Art, and Beyond, in Parallel Programming

Friday, July 31: 9 a.m. – 5 p.m.

Participants in this tutorial first will be introduced to the state-of-the-art in parallel programming and a number of the most commonly used languages will be introduced, including pThreads, OpenMP, Thread-Building Blocks and MPI. Later participants will be given an overview of the state-of-the-art in applying these technologies to CAD.

Kurt Keutzer – University of California, Berkeley, Calif.
Tim Mattson – Intel Corp., DuPont, Wash.
Tom Spyrou – Cadence Design Systems, Inc., San Jose, Calif.
Michael Wrinn – Intel Corp., Hillsboro, Ore.

From Nanodevices to Nanosystems: Promises and Challenges of IC Design with Nanomaterials

1 | 2  Next Page »

Review Article Be the first to review this article

Featured Video
System Designer/Engineer for Bluewater at Southfield, Michigan
Mid-Level Mechanical Engineer for Kiewit at lenexa, Kansas
Mechanical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
GIS Data Analyst for CostQuest Associates, Inc. at Cincinnati, Ohio
Product Manager for CHA Consulting, Inc. at Boston, Massachusetts
Software Developer for CHA Consulting, Inc. at Norwell, Massachusetts
Upcoming Events
Live SOLIDWORKS Event Hosted by Converge at 2482 Patterson Rd Unit 2 Grand Junction CO - May 22, 2018
ESPRIT World 2018 at Indianapolis Marriott Downtown 350 West Maryland Street Indianapolis IN - Jun 11 - 15, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
IMTS2018 International Manufacturing Tech Show at McCormick Place Chicago IL - Sep 10 - 15, 2018
Kenesto: 30 day trial

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise