Toshiba Introduces MIPI® CSI2 Interface Bridge IC Integrating De-Interlacing and Video Scaling Functions

Contributes to Reduce Video Preprocessing Load on Host Processors

TOKYO — (BUSINESS WIRE) — September 3, 2013Toshiba Corporation (TOKYO:6502) today announced that it has launched “T358749XBG”, an interface bridge IC from HDMI® to Mobile Industry Processor Interface (MIPI®) that integrates video de-interlacing and video scaling. Sample is available and mass production is scheduled to start in December this year.

Toshiba's MIPI(R) CSI2 Interface Bridge IC "T358749XBG" (Photo: Business Wire)

Toshiba's MIPI(R) CSI2 Interface Bridge IC "T358749XBG" (Photo: Business Wire)

The new IC’s integrated video preprocessing functions of video de-interlacing, video scaling and video format conversion replace software processing and significantly reduce memory bandwidth and video processing requirements on the host processors deployed in consumer electronics.

The IC supports multiple audio interfaces, including I2S, TDM, S/PDIF, and MIPI® Serial Low-power Inter-chip Media Bus (SLIMbus®), enabling use in a wide range of applications.

Key Features

1. Integrated video de-interlacing, video scaling and video format conversion, contributing to reduce memory bandwidth and video processing requirements on the host processors.

2. HDMI® 1.4 support

- Up to 1080P @ 60fps video format (RGB, YcbCr444: 24-bpp, YcbCr422 24-bpp)
- HDCP 1.3
- 3D support

3. Availability of any of the four audio interfaces: I2S, TDM, SPDIF or SLIMbus®

4. Maximum 1Gbps/lane link speed MIPI® CSI2 interface

5. Maximum 165MHz HDMI clock speed

Applications

A wide range of consumer electronics and industrial applications, such as smart set-top boxes, smart TVs, smart monitors, and small form-factor PCs

 

Main Specifications

Par Number   TC358749XBG
Input Interface

HDMI® 1.4
Clock speed 165MHz (Max)

Output Video Interface MIPI® CSI2 4 Data lanes (Up to 1Gbps/lane)
Output Audio Interface

I2S, TDM, SPDIF or SLIMbus®

Source Voltage

MIPI®/Core/PLL: 1.2V
HDMI®: 3.3V
I/O: 1.8V-3.3V

Package FPGA80 (7mm x 7mm, 0.65mm pitch)
Mass Production Schedule   December, 2013

1 | 2  Next Page »



Review Article Be the first to review this article

Autodesk University 2017

Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
PTC Marches On With New Vuforia AR Platform Release
Jobs
Architectural Designer for Champion Home Builders at Troy, MI
Vice President, Transportation Services for Associated General Contractors of New York State at Albany, NY
GIS Software Developer for UDC at Englewood, CO
GIS Analyst for G2 Partners LLC at San Ramon, CA
Upcoming Events
ASSESS 2017 CONGRESS at Bolger Center Potomac MD - Nov 1 - 3, 2017
FABTECH 2017 at McCormick Place Chicago IL - Nov 6 - 9, 2017
ATX MINNEAPOLIS 2017 at Minneapolis MN - Nov 8 - 9, 2017
2017 China Chongqing International Machine Tool Show (CCIMT) at Chongqing International Expo Center, Yubei Chongqing China - Nov 13 - 16, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise