ADVISORY/Real Intent Participates in Language Day Debate, Presents Technical Session, Invites Designers to Its Verification Test Drive Suite

  • (BUSINESS WIRE)--


    Language Debate Is Thursday, November 15; Technical Presentation on

    Verification Economics Is Wednesday, November 14

    Who:
    
    Dr. Prakash Narain, Real Intent's President and CEO will participate
    in a Language Day debate at EDA Front-to-Back (
    www.edafronttoback.com)
    and will present a session on verification economics.
    Designers and verification specialists are invited.
    
    
    What:
    
    The Great Language Debate
    
    Prakash Narain will participate on a panel moderated by Netronics'
    Editor-in-Chief, Tets Maniwa. The panel will debate two approaches to
    the design style of the future -- the existing HDL based approach on
    one side, and the C++ Language approach on the other. The primary
    question that the panel will attempt to answer is "Which style will
    dominate in five years?"
    
    Presentation
    
    Title: Rescuing Verification Economics with Formal Functional
    Verification
    
    Formal verification has always had the promise of being an effective
    verification approach as complement to simulation-based approaches.
    This session describes the benefits of formal verification and how
    today's design teams can implement and capitalize on this approach.
    
    
    When:
    
    Language Day Debate
    Thursday, November 15, 2001
    10:00 a.m.-12:00 p.m.
    
    Presentation
    Wednesday, November 14, 2001
    2:30 p.m.-3:30 p.m.
    
    Test Drives
    Wednesday, November 14, 2001, 10 a.m.-5 p.m.
    Thursday, November 15, 2001, 10 a.m.-3 p.m.
    To make a test drive appointment, contact Steve Pollock at
    408/982-5412 or 
    Email Contact
    
    
    Where:
    
    San Jose McEnery Convention Center
    408 Almaden Blvd.
    San Jose, CA 95110-2715
    

    About Real Intent:

    Real Intent, headquartered in San Jose, California, offers award winning formal functional verification tools for electronic design. These tools give users the capability to comprehensively verify designs early. These products significantly reduce the cost of verifying integrated circuits, electronic systems and system on a chip. For more information, email: Email Contact, web: http://www.realintent.com.

    Real Intent acknowledges trademarks or registered trademarks of other organizations for their respective products and services.


    Contact:
         ValleyPR for Real Intent
         Georgia Marszalek, 650/345-7477
         
    Email Contact



  • Review Article Be the first to review this article
    SolidCAM: 10K CAM Contest

    Featured Video
    Editorial
    Jeff RoweJeff's MCAD Blogging
    by Jeff Rowe
    GE Additive’s Big Plans For Metal AM
    Jobs
    ECAD Designer - Data Connectivity for Delphi at Auburn Hills, MI
    Mechanical Engineer II - Requisition ID 090445 for L3 Technologies at New York, NY
    Estimator / Bidder for Rulon International at Saint Augustine, FL
    Upcoming Events
    33rd Annual Coordinate Metrology Society Conference at Snowbird UT - Jul 17 - 21, 2017
    EMO Hannover 2017 at Hannover Germany - Sep 18 - 23, 2017
    The 30th Annual Integrated Process Excellence Symposium & Training at Wyndham Grand Bonnet Creek Resort Orlando FL - Sep 18 - 20, 2017
    Additive Manufacturing Conference 2017 at Knoxville Convention Center 701 Henley Street Knoxville TN - Oct 10 - 12, 2017



    Internet Business Systems © 2017 Internet Business Systems, Inc.
    595 Millich Dr., Suite 216, Campbell, CA 95008
    +1 (408)-337-6870 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy Policy Advertise