Verification Special Session at DAC 2009 to Discuss Advances in Debugging

MUNICH & MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — July 29, 2009 A panel of EDA industry experts representing leading-edge companies and world-renowned universities will address recent advances to ease and speed property and design debugging, in a special session at this year’s DAC. Debugging of RTL that failed verification is the largest manual burden in chip design today. It takes 30 to 35% of the total design time as it adds uncertainties and costs. A failure trace returned in simulation, property checking and assertion-based methods is not enough – leaving users with the question “Okay, where is the bug?” and an often lengthy debugging session. Productivity is stymied until the bug is found, often involving time-consuming iterations between verification and design engineers. This special session chaired by Eli Singerman of Intel Corp. and organized by Rolf Drechsler of the University of Bremen will tackle such issues as tool advances to accelerate root cause analysis of failures, automation in RTL and post-silicon debug, how formal techniques can speed debugging, and RTL debugging techniques based on information from higher abstraction levels. Six short papers will be presented, and a half-hour interactive discussion will wrap up the session.

PANELISTS:

--   Gila Kamhi, Principal Engineer, Intel
-- Rajeev Ranjan, CTO, Jasper Design Automation
-- Adriana Maggiore, Principal Application Engineer, OneSpin Solutions
-- Masahiro Fujita, Professor, University of Tokyo
-- Andreas Veneris, Professor, University of Toronto
-- Valeria Bertacco, Professor, University of Michigan
 

WHEN:

Thursday, July 30, 2009, 9 - 11 a.m.

 

WHERE:

Moscone Center, Room 133
747 Howard Street
San Francisco, CA 94103
 

WHY:

Although verification is well understood and handled by many automated approaches, debugging is fast becoming a bottleneck to productivity. Come learn more from the experts about how to find bugs efficiently.

1 | 2  Next Page »



Review Article Be the first to review this article
Rand3D

Autodesk University 2017

Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
PTC Marches On With New Vuforia AR Platform Release
Jobs
Architectural Designer for Champion Home Builders at Troy, MI
GIS Analyst for G2 Partners LLC at San Ramon, CA
GIS Software Developer for UDC at Englewood, CO
Vice President, Transportation Services for Associated General Contractors of New York State at Albany, NY
Upcoming Events
ASSESS 2017 CONGRESS at Bolger Center Potomac MD - Nov 1 - 3, 2017
FABTECH 2017 at McCormick Place Chicago IL - Nov 6 - 9, 2017
ATX MINNEAPOLIS 2017 at Minneapolis MN - Nov 8 - 9, 2017
2017 China Chongqing International Machine Tool Show (CCIMT) at Chongqing International Expo Center, Yubei Chongqing China - Nov 13 - 16, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise