Xilinx Virtex-6 FPGAs Enable Highest PCIe Bandwidth for Mainstream Applications With Compliant PCI Express 2.0 Endpoint

Second Generation PCIe FPGA Block Achieves PCI-SIG 1-8 Lane Compliance with 50% Lower Power and 15% Higher Performance than Previously Available

SAN JOSE, Calif., July 27 /PRNewswire/ -- Xilinx (NASDAQ: XLNX) today announced that its newest generation Virtex(R)-6 FPGA family is compliant with the PCI Express(R) 2.0 specification, delivering up to 50 percent lower power than previous generations and 15 percent higher performance than competitive offerings. The second-generation PCIe(R) block integrated in Xilinx(R) Virtex-6 FPGAs has passed PCI-SIG PCI Express version 2.0 compliance and interoperability testing for 1 to 8-lane configurations, adding to the broad range of design resources from Xilinx and its alliance members that support the widely adopted serial interconnect standard. This significant industry milestone is expected to accelerate mainstream development of high bandwidth PCIe 2.0 systems for communications, multimedia, server and mobile platforms, enabling applications such as high definition video, high-end medical imaging, and industrial instrumentation among others.

(Logo: http://www.newscom.com/cgi-bin/prnh/20020822/XLNXLOGO)

In addition, Xilinx has once again teamed up with key alliance members Northwest Logic Inc. and PLDA to provide Direct Memory Access (DMA) intellectual property (IP) cores for Virtex-6 FPGAs. This latest collaboration builds on their existing PCIe 2.0 soft IP for Virtex-5 FXT devices, the first FPGA to provide PCIe 2.0 x8-lane support with the Northwest Logic DMA core. DMA engines enable the efficient movement of data in systems, ensuring that the PCIe block in Virtex-6 FPGAs delivers maximum performance and bandwidth.

Designers can immediately begin the evaluation and design of PCI Express 2.0 compliant systems in Virtex-6 FPGAs. To assist in this effort, the Xilinx CORE Generator(TM) system delivered in the ISE(R) Design Suite provides the PCIe core, reference design and all the scripts, basic testbench, and simulation models needed to streamline integration into customer designs. Designers can download at no charge the ISE WebPACK(TM) software or trial version of the full featured ISE Design Suite from the Xilinx web site at: www.xilinx.com/tools/webpack.

"The demand for high-bandwidth connectivity is insatiable, and the PCIe 2.0 standard is critical to meeting the requirements of high performance, low power applications, especially in the telecommunications and server markets," said Tom Feist, senior marketing director for ISE Design Suite at Xilinx. "Integrated PCIe FPGA blocks eliminate the I/O bottleneck in maximizing system performance, and were first introduced with our Virtex-5 FPGAs. Now with Virtex-6 FPGAs, designers in the pursuit of even higher bandwidth can take full advantage of our production-proven PCIe implementation with up to 50 percent lower power than the nearest competitive offering."

Production-proven PCIe Support

Xilinx continues to lead the FPGA industry in support for PCI Express solutions. Xilinx was the first to integrate compliant PCIe version 1.1 blocks into programmable devices with its Virtex-5 FPGA family. PCIe 2.0 soft IP support soon followed for Virtex-5 FXT and Virtex-5 TXT devices, delivering the first FPGA-based solution to be compliant with the 5Gbps version of the standard. By leveraging all the application expertise and customer successes of its production-proven Virtex-5 FPGA PCIe solutions, Xilinx was able to achieve PCI-SIG compliance with Virtex-6 FPGAs for both PCIe 1.1 and 2.0 multi-lane configurations.

PCIe 2.0 blocks are integrated in all Virtex-6 devices with serial transceivers and are supported in all speed grades. These blocks include the complete transaction data link and physical layers, which use the Xilinx GTX transceiver technology and integrated BRAM. The GTX serial transceivers in Virtex-6 LXT and SXT FPGAs are fully characterized across process, voltage and temperature (PVT), and the complete PCI-SIG compliance report is available for download at: www.pcisig.com/developers/compliance_program/integrators_list/pcie_2.0

The Virtex-6 FPGA Endpoint block for PCI Express also incorporates many easy-to-use features to simplify the design process, as well as configurations optimized for PCIe Endpoint and Root Port applications with additional resources to create a complete PCIe solution. For more information on Xilinx PCI Express solutions, go to: www.xilinx.com/pciexpress.

About the Virtex-6 FPGA Family

The Virtex-6 FPGA family is the high performance silicon foundation for Xilinx Targeted Design Platforms. Virtex-6 FPGAs are designed for compute-intensive applications requiring high bandwidth and low power operation with embedded serial transceivers, power-saving technology, and 40-nanometer architecture. Domain-optimized devices for high performance logic, digital signal processing, and high-speed serial connectivity support a broad range of logic capacity, line rates in excess of 11Gbps, and over 1200GMACs DSP and 1Tbps serial bandwidth. For more information, visit: www.xilinx.com/products/virtex6.

Learn more about Xilinx Targeted Design Platforms by attending Xfest, a global series of free technical seminars sponsored by Avnet and Xilinx offering practical training for engineers. To register for an Xfest event, visit www.weboom.com/avnet/index.html.

About Xilinx

Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.


XILINX, the Xilinx logo, Virtex, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

    Editorial Contacts:
    Bruce Fienberg
    Xilinx, Inc.
    (408) 879-4631


Web site: http://www.xilinx.com/

Review Article Be the first to review this article

Autodesk - DelCAM

Featured Video
Principal Research Mechatronics Engineer for Verb Surgical at Mountain View, CA
Senior Mechanical Engineer for Verb Surgical at Mountain View, CA
CAD Systems Administrator for KLA-Tencor at Milpitas, CA
Lead Geospatial Analyst for Alion at McLean, VA
Industrial Designer Intern – Spring 2017 for Nvidia at Santa Clara, CA
Upcoming Events
SOLIDWORKS 2017 Launch Event – Walsall at Village Hotel Club, Walsall, WS2 8TJ Walsall United Kingdom - Mar 30, 2017
PI APPAREL Hong Kong 2017 at SHANGRI-LA KOWLOON 64 Mody Road Tsim Sha Tsui East Kowloon Hong Kong - Apr 5 - 6, 2017
SOLIDWORKS intro and hands on session – Slough at Baylis House, Slough, Berkshire, SL1 3PB Slough United Kingdom - Apr 7, 2017
Engineer 3D! Training + Technology Conference at Hyatt Regency Milwaukee 333 West Kilbourn Avenue Milwaukee WI - Apr 25 - 26, 2017
SolidCAM: Patented Wizard to optimal feeds & speeds

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise