Cadence Announces National Semiconductor Adoption of Virtuoso Simulation Solution for Complex Analog Designs

SAN JOSE, CA -- (MARKET WIRE) -- Jul 15, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that National Semiconductor, developer of energy-efficient analog and mixed-signal semiconductors, has adopted the Cadence® Virtuoso® Accelerated Parallel Simulator to verify its large, complex analog designs. Verification engineers throughout National's global offices will have access to Cadence's high-capacity and scalable parallel simulation technology.

Introduced in December, the Accelerated Parallel Simulator is already proven for verifying large, complex analog designs -- with the complete accuracy of the Virtuoso Spectre® Circuit Simulator, and without a reduction in the design netlist. The capacity and scalability of the Accelerated Parallel Simulator shortens from weeks to days -- and in some cases hours -- the verification of complex designs.

"We are designing complex and large analog designs -- such as power management circuits, ADCs/DACs and SerDes -- that require advanced simulation technology with scalable performance across our multi-core compute platform, and without compromising accuracy," said Sury Maturi, director of the Design Automation Group at National Semiconductor. "After an extensive validation of the various simulation technologies on the market, we have selected the Accelerated Parallel Simulator. We were able to easily plug it in our current flow without changing our use model, and we've been getting impressive performance results without sacrificing accuracy."

Among the performance gains reported by National, the Virtuoso Accelerated Parallel Simulator, running on eight cores, delivered a 13.3X improvement for a step down DC-DC converter with 26,000 devices. It delivered a 17X performance gain for a post-layout multi-rate video clock generator with 270,000 devices when run on an eight-core multi-processing compute platform.

In addition, National achieved an additional performance boost with the parasitic reduction capability for post-layout analog IP dominated by parasitics.

"National Semiconductor's designs are just the type of medium to large complex designs that the Accelerated Parallel Simulator was developed to address," said Zhihong Liu, corporate vice president of Cadence. "Like our other customers, National's worldwide design centers have been able to reduce overall simulation time and meet ambitious tapeout schedules with the Virtuoso Accelerated Parallel Simulator."

The Virtuoso Accelerated Parallel Simulator is part of the Virtuoso Multi-mode simulation platform and delivers the full accuracy of the industry reference Cadence Virtuoso Spectre Circuit Simulator. Developed to solve the largest and most complex analog and mixed-signal designs across all process nodes, it consists of a combination of proven Cadence simulation technologies and a breakthrough parallel circuit solver along with a newly architected engine that efficiently harnesses the power of multiprocessing computing platforms. The result is a circuit simulator with an accuracy and use model identical to the Virtuoso Spectre Circuit Simulator, delivering significantly improved single-thread performance and scalable multi-thread performance.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence, the Cadence logo, Spectre and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.

Email Contact

Review Article Be the first to review this article
IMTS 2018 Register Now>>

Featured Video
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise