Cadence Showcases Comprehensive Design Solutions at 46th DAC

SAN JOSE, CA -- (MARKET WIRE) -- Jul 15, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, will showcase a variety of innovative solutions highlighting the company's technology leadership at the 46th annual Design Automation Conference (DAC), July 26-31 in San Francisco. In collaboration with customers and ecosystem partners, Cadence will demonstrate these innovations in multiple venues, emphasizing the depth and breadth of its industry-leading focus on methodologies and solutions that support design projects in both leading edge and mainstream process technologies.

"Over the past year, Cadence has led the investment in new technologies that are vital to the continued success of our customers, and to the electronics industry," said Lip-Bu Tan, president and CEO of Cadence Design Systems. "As the industry's premier conference, DAC provides Cadence with a valuable opportunity to share our latest advances in core technologies and solutions with customers."

The latest developments in system solutions, low-power, advanced node, mixed-signal, and enterprise verification will be shown in the Cadence demo suites in booth #3751:

--  SystemC TLM-Driven Design and Verification Flow -- The RTL design
    paradigm is 20 years old. Cadence is driving an innovative SystemC
    transaction-level modeling (TLM) solution with breakthrough technologies
    including the Cadence C-to-Silicon Compiler and Incisive® Software
    Extensions, as well as SystemC TLM extensions;
--  Low Power for All: Reduce Power While Reducing Risk -- The legacy
    challenges of increased risk and design effort are squarely addressed by
    this holistic, highly automated, and predictable environment and
    methodology for design, chip planning, verification, and implementation of
    digital and mixed-signal designs, as well as professional design services.
--  Accelerate Your Advanced Node Design -- Accelerate leading-edge
    designs with complete, integrated design-for-manufacturing (DFM) solutions.
    Cadence provides a consistent and converging flow across the Encounter®
    Digital Implementation System and Virtuoso® Custom Implementation
    solutions addressing DFM and variability effects, including lithography,
    CMP, stress and process variation, while providing significant productivity
    gains over traditional DFM closure solutions.
--  It's a Mixed-Signal World -- Seamlessly integrate analog and digital
    design environments. Half of all SoC respins are caused by inefficiencies
    in mixed-signal integration and verification. The Cadence mixed-signal
    solution provides a proven design, implementation, and verification
    methodology for IC, SoC, and SiP designs with complex analog and digital
    design challenges.
--  Enterprise Verification: Reducing Risk with Comprehensive Metrics --
    The Cadence Enterprise Verification solution provides a predictable
    verification process from block to chip to system, increasing productivity
    while improving design quality. It has the breadth and depth to handle the
    complete functional verification needs of today's designs.

Collaboration across the electronics industry is essential to ensure customer success. In booth #4300, attendees can learn more about how industry leaders ARM, Cadence and TSMC are working together to facilitate interoperability and optimize handoffs throughout the entire design chain. Customers and partners will share success stories of collaborative efforts and attendees will be invited to listen to panel discussions on current design topics.

This year, Cadence will participate in several additional venues, including:

-- -- booth #1100
--  OVM World -- booth #3450
--  TSMC Open Innovation Platform -- booth #822
--  Si2 -- booth #1400
--  IBM -- booth #4311

To learn more about Cadence at DAC this year, and to register for a Cadence event, please visit us at

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence, the Cadence logo, Encounter and Incisive are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.

Email Contact

Review Article Be the first to review this article
IMTS 2018 Register Now>>

Featured Video
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise