Atrenta and Mentor Graphics Collaborate on Power Optimization for High-Level Synthesis

Atrenta’s SpyGlass®-Power and Mentor’s Catapult® C enable power-efficient high-level synthesis


San Jose, Calif., July 14, 2009 — Atrenta Inc., the leading provider of Early Design Closure®    solutions to radically improve design efficiency throughout the IC design flow, today announced a collaboration with Mentor Graphics Corporation (NASDAQ: MENT) on an high-level synthesis power optimization flow.

The collaboration between the two companies has resulted in an interface between Mentor’s Catapult®  C Synthesis high-level synthesis tool and Atrenta’s SpyGlass®-Power RTL power estimation and reduction tool to automate multi-level clock gating, an important technique used by designers in low-power designs.

According to Mentor Graphics, Catapult is the industry’s leading high-level synthesis tool and offers the fastest path to verified RTL from pure C++. With its new low-power optimizations, Catapult will thoroughly analyze the design to determine gateable clocks and build the appropriate logic - an often error-prone and tedious task when done manually at the backend of the design flow.  This new technology delivers near 100% perfect clock gating. 

The resulting RTL output from Catapult is then seamlessly handed off to SpyGlass-Power, which examines every clock gating candidate identified by Catapult, measures the potential power savings, and determines which particular candidates should be included or excluded from the clock gating insertion process. The static and dynamic power estimates from SpyGlass-Power are fed back into Catapult C for performance, area and power tradeoff analysis, and the resulting RTL netlist is then available to downstream RTL synthesis tools, resulting in a very efficient low-power design implementation.  According to Mentor Graphics, dynamic power savings for clock gating is design and test vector dependent, however measurements on more than 300 customer designs showed improvements ranging from 10 to 90% with an average improvement of 40%.

“By using a power-aware high-level synthesis flow starting from C++, designers have at their disposal a design methodology that makes power consumption a key design metric right at the start of the design process, where it can have the maximum impact,” said Shawn McCloud, product line director for High-Level Products at Mentor Graphics Corp. “The collaboration with Atrenta and their SpyGlass product significantly enhances the flow by quantifying power savings and ensuring that the generated RTL is power optimized.”

“The collaboration with Mentor and Catapult C provides users of high-level synthesis with the benefits of RTL analysis and optimization from our SpyGlass platform, especially for power estimation and reduction,” said Kiran Vittal, product marketing director of power and test products at Atrenta. “Power optimization is an important focus area for Atrenta.  Several new capabilities to support better power optimization will be announced in the coming months.” 

Atrenta and Mentor Graphics will showcase the results of this collaboration in a joint demonstration of an ESL-to-RTL power optimization flow in Atrenta’s booth at the 46th Design Automation Conference (DAC) in San Francisco. For details and signup, please visit: 

The Catapult/SpyGlass flow is available now.  The respective tools can be purchased from Mentor Graphics and Atrenta. 

About Atrenta

Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world’s top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit Atrenta, Right from the Start!



Atrenta, the Atrenta logo, SpyGlass, 1Team, and Early Design Closure are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.  


For more info, please contact:


Atrenta Corporate:

Charu Puri, Corporate Marketing

Atrenta Inc.

Email: Email Contact

Tel: +1-408-467-4254


Atrenta PR Agency:

Ed Lee

Lee PR

Email: Email Contact

Tel: +1-650-363-0142

Review Article Be the first to review this article

Featured Video
Associate Packaging Engineer for Unilever at Englewood Cliffs, New Jersey
GIS Engineer III for Nebraska State Government at Lincoln|, Nebraska
Senior Account Manager, Utilities for RAMTeCH Software Solutions, Inc. at Stillwater, Minnesota
Vice President, GIS Business Unit for RAMTeCH Software Solutions, Inc. at Stillwater, Minnesota
GIS ANALYST for Cobb County Government at Marietta, California
Upcoming Events
COMSOL Conference 2018 Lausanne at SwissTech Convention Center Quartier Nord EPFL, Route Louis-Favre 2, 1024 Ecublens Switzerland - Oct 22 - 24, 2018
6th OpenFOAM Conference 2018 at Radisson Blu Hotel, Hamburg Airport Flughafenstraße 1-3 Hamburg Germany - Oct 23 - 25, 2018
ASSESS 2018 CONGRESS at Chateau Elan Winery & Resort 100 Rue Charlemagne, Braselton GA - Oct 28 - 30, 2018
MEMS & Sensors Executive Congress—MSEC 2018 at Silverado Resort and Spa 1600 Atlas Peak Road Napa CA - Oct 28 - 30, 2018
Kenesto: 30 day trial

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise