HARDI Electronics releases a real-time ASIC Prototyping platform at DATE

Munich, Germany -- March 3, 2003 - HARDI Electronics AB, a leading design house, today announced the newest version of its HARDI ASIC Prototyping system (HAPS). Version 2.1 will be shown at DATE (Design Automation and Test in Europe) and is available now. HAPS provides real-time speed, real-time debugging and full ASIC functionality for ASIC prototyping designers. Version 2.1 has higher capacity and 50% more user I/O than previous versions. It allows for up to 8M ASIC gates running at over 200 MHz on a single board. To accommodate larger designs, customers can also stack several boards. Using HAPS 2.1, the ASIC prototype gives designers the same functionality and performance as the ASIC.

HARDI Electronics is a member of the Synplicity, Inc. (Nasdaq:SYNP) "Partners in Prototyping" program. The company will demonstrate HAPS 2.1 in the Synplicity booth at DATE #F56.

HAPS 2.1 addresses critical issues regarding the prototyping board design such as cross-talk, signal integrity, impedance matches, connectivity problems, size and speed. HAPS gives the designer more time to spend on the design rather than the board.

Complete ASIC prototyping platform
HAPS contains the functionality needed for ASIC prototypes such as: FPGAs for implementing the ASIC logic, connectors for adding IP-blocks, clock nets designed for high speed, configurable connectivity for partitioning, I/O-connections and a carefully planned board running at 200 MHz. Using up to four Xilinx Virtex-II devices, even the largest and most complicated designs can easily be implemented.

Supports any ASIC design
HAPS is designed to support any ASIC, without modifications. The ASIC logic enters the FPGAs and any internal IP on daughter-boards. The width of the FPGA buses is easily selected.

Off-the-shelf daughter-boards
Several standard IPs are available as daughter-boards to support any design, e.g., SRAM, Ethernet, PCI and Firewire boards. Using HARDI's expertise customer-specific daughter-boards are developed within two weeks.

HAPS can be integrated in a case, which includes power supply and cooling fans. This makes HAPS completely portable and stand-alone, an advantage for customer presentations and software debugging. The entire ASIC prototype is stored on a CompactFlash/MicroDrive disk that configures the prototype in seconds. Encryption ensures that the design is easily kept secret.

Real-time debugging
HAPS fully supports Xilinx ChipScope and Synplicity's Identify for real-time debugging. All internal signals can be probed, triggered and viewed in a waveform window.

Tool support
HAPS supports all synthesis and debugging tools on the market. Drivers for Synplicity's Certify are also supplied. Certify is a tool that automates the translation process from an ASIC to FPGAs. All ASIC-specific code is implemented efficiently on the board, including IP-blocks. HAPS and Certify minimize the amount of work and typically saves several months in the development and debugging of a prototype.

HAPS is available today and pricing starts at $11,900. For more information and a data sheet on the product, please visit http://www.hardi.com/haps.

Editors note: photos of the HAPS board and the HAPS board in a case are also available and can be viewed at: http://www.hardi.com/haps/images/.

About HARDI Electronics
Founded in 1987, HARDI Electronics is a pioneer in the field of structured design. The knowledge and experience ranges from ASIC design with silicon compilers, to the synthesis of programmable devices and the creation of VHDL designs - the first of which was produced a few months after the company's founding. HARDI has worked with ASIC prototyping since 1999 and has been successfully involved in several ASIC prototyping projects. The first version of HAPS was released in the year 2000. The company is headquartered in Sweden. For more information, please visit the company's website at www.hardi.com.

For more information, contact:

Bo Nilsson
HARDI Electronics AB
+46-46-16 29 00
Email Contact

Barbara Marker
HighPointe Communications
Email Contact

Review Article Be the first to review this article
IMTS 2018 Register Now>>

Featured Video
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise