Cadence Low-Power Solution Enables Legend Silicon to Achieve 90nm First Silicon Success

SAN JOSE, CA -- (MARKET WIRE) -- Oct 27, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Legend Silicon, a leading technology company delivering semiconductor solutions for terrestrial digital TV (DTV), has taped out a 90-nanometer design by leveraging the Cadence® Low-Power Solution to achieve first silicon success. Legend Silicon has selected Cadence as their primary EDA supplier for 65 and 45 nanometer designs, and will adopt the complete Cadence Low-Power Solution, affirming the commitment from Cadence to enable innovation and strength in low-power designs.

With Cadence software, Legend Silicon taped out a challenging, multi-million gate 90-nanometer DTV design, which is now in volume production. As a result, Legend Silicon continues to offer leading-edge digital television products to its customers.

"Leveraging Cadence design, verification and implementation technologies, Legend Silicon is able to beat an aggressive design schedule and achieve first silicon success," said Dr. Lin Yang, the CTO of Legend Silicon. "By selecting Cadence as our primary EDA vendor for 65 and 45 nanometers and collaborating closely together, we will be able to maintain and sharpen our competitive edge in DTV and wireless fields, and provide better solutions to our customers within a shorter timeframe."

As the primary EDA supplier, Cadence will provide Legend Silicon with advanced EDA technologies for 45-nanometer/65-nanometer low-power hierarchical flow. Legend Silicon will also adopt the Common Power Format (CPF)-based Cadence Low-Power Solution, consisting of Incisive® Enterprise Simulator, Encounter® Conformal® Low Power, Encounter RTL Compiler global synthesis, Encounter™ Digital Implementation System, and Encounter Power System.

"Cadence is committed to enabling innovation and success for customers," said Lung Chu, president of Cadence Asia Pacific and corporate VP of Cadence. "The proven Cadence Low-Power Solution based on CPF will enable Legend Silicon to realize the power-reduction benefits of advanced low-power management strategies, while speeding up time to market, improving productivity and reducing risk in their design methodology."

The Cadence Low-Power Solution is the industry's first complete flow that leverages the Common Power Format to integrate logic design, verification, and implementation technologies. It is already proven on multiple tapeouts and multiple applications; designers have realized up to a twofold productivity increase with an average of 40 percent power savings using this flow.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, Incisive, Conformal, Encounter, and VoltageStorm are registered trademarks, and the Cadence logo and SoC Encounter are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Contact:
Dan Holden
Cadence Design Systems, Inc.
Direct: 408-944-7457

Email Contact





Review Article Be the first to review this article
SolidCAM - See it Live

Featured Video
Jobs
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise