Aldec Releases STARC Based Linting Tool

HENDERSON, Nev.—(BUSINESS WIRE)—June 11, 2007— Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, announced today the release of new advanced Verilog linting engine - ALINT(TM) - that complies with the second edition of the STARC "RTL Design Style Guide." ALINT supports rules that cover various levels of RTL design cycle: from simple coding style rules and use of language constructs to complex constraints in synthesis and DFT areas. The new linting engine from Aldec provides flexible configuration features that allow companies to control implementation of corporate design guidelines.

ALINT Capabilities

ALINT automatically extracts the synthesizable subset of verilog code and performs checks against the use of improper constructs for synthesis, incompletely specified conditional statements, potential problems with resource sharing in the synthesized netlist, simulation/synthesis mismatches, such as incomplete sensitivity lists or functions, mistakes with multiple assignments to the same signal.

A built-in synthesis emulation framework automatically converts extracted RTL to the verilog netlist model and allows detection of unwanted latches and flip-flops with fixed values on the inputs, detection of problems with asynchronous controls of inferred flip-flops and issues with inferences of tri-state buffers.

ALINT is also capable of performing the checks at the chip netlist level by analyzing the netlist model of the whole chip. Analyzing the whole chip allows for the monitoring of typical DFT problems, such as the influence of global clock signals on non-clocking ports, uncontrollability of clocks, unwanted synchronous feedbacks and unwanted direct connections of flip-flop/latch outputs to control lines of other storage elements.

ALINT Availability

The new ALINT option is fully integrated with Aldec's Riviera 2007.06 simulator. ALINT is available today on Windows, Linux-32/64 and Sun platforms.


Semiconductor Technology Academic Research Center (STARC) was established in December 1995 with investment from Japan's leading semiconductor suppliers to reinforce semiconductor design capability.

About Aldec

Aldec, Inc., established in 1984, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux, Solaris and Windows platforms.

ALINT is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.


Aldec, Inc., Henderson
Dave Rinehart, 702-990-4400
Email Contact


Review Article Be the first to review this article

Autodesk - DelCAM

Featured Video
Senior Mechanical Engineer for Verb Surgical at Mountain View, CA
CAD Systems Administrator for KLA-Tencor at Milpitas, CA
Principal Research Mechatronics Engineer for Verb Surgical at Mountain View, CA
Industrial Designer Intern – Spring 2017 for Nvidia at Santa Clara, CA
Lead Geospatial Analyst for Alion at McLean, VA
Upcoming Events
SOLIDWORKS 2017 Launch Event – Walsall at Village Hotel Club, Walsall, WS2 8TJ Walsall United Kingdom - Mar 30, 2017
PI APPAREL Hong Kong 2017 at SHANGRI-LA KOWLOON 64 Mody Road Tsim Sha Tsui East Kowloon Hong Kong - Apr 5 - 6, 2017
SOLIDWORKS intro and hands on session – Slough at Baylis House, Slough, Berkshire, SL1 3PB Slough United Kingdom - Apr 7, 2017
Engineer 3D! Training + Technology Conference at Hyatt Regency Milwaukee 333 West Kilbourn Avenue Milwaukee WI - Apr 25 - 26, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise