Calypto's Chief Architect to Discuss "Sequential Optimizations for Low Power Design" During In-Stat Microprocessor Forum Technical Session

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 17, 2007— Anmol Mathur, chief architect at Calypto(TM) Design Systems Inc., the leader in sequential analysis technology, will present at the In-Stat Microprocessor Forum technical session on Power Efficient Performance for Multimedia Applications. Mathur's presentation, titled, "Sequential Optimizations for Low Power Design," will describe several power optimization techniques, their tradeoffs and the impact on verification Monday, May 21, from 8 a.m. to 12:30 p.m., at the DoubleTree Hotel in San Jose, Calif.

Also, Calypto will offer demonstrations of its low-power solutions, including new PowerPro(TM) CG (Clock Gating) and SLEC(TM) (Sequential Logic Equivalence Checking), during the Microprocessor Forum Expo and Demo Showcase Tuesday, May 22, from 5-8 p.m.

PowerPro CG reduces power consumption by applying sequential analysis at the register transfer level (RTL) to identify micro-architectural optimizations for a lower power circuit. By analyzing the sequential behavior of synthesizable RTL across multiple clock cycles, it identifies regions of a chip that can be clock gated to reduce dynamic power. PowerPro then automatically generates the clock-gating enable logic, providing consistently better results in significantly less time than the error prone, time consuming manual techniques used by design teams today.

For more details on Calypto, SLEC and PowerPro CG, visit: http://www.calypto.com.

Information on the In-Stat Microprocessor Forum can be found at: http://www.instat.com/mpf/07/.

About Calypto

Founded in 2002, Calypto Design Systems, Inc. enables SoC design teams to bridge System and RTL for semiconductor design, saving millions of dollars in design costs and silicon re-spins. It delivers software products to leading edge semiconductor and systems companies worldwide. Calypto is privately held with venture funding from Cipio Partners, JAFCO Ventures, Tallwood Venture Capital and Walden International. It is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program and the Mentor Graphics OpenDoor program. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. Email: info@calypto.com. More information about Calypto may be found at: www.calypto.com

Calypto, PowerPro and SLEC are trademarks of Calypto Design Systems Inc. Other products and company names may be trademarks or registered trademarks of their respective companies.

Contact:

Nanette Collins, 617-437-1822
Public Relations for Calypto Design Systems
Email Contact




Review Article Be the first to review this article
Rand3D

IMTS 2018 Register Now>>

Featured Video
Jobs
Mechanical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Mid-Level Mechanical Engineer for Kiewit at lenexa, Kansas
Upcoming Events
29th Design Engineering & Manufacturing Solutions Expo (DMS) at Tokyo Big Sight 3-11-1 Ariake, Koto-ku Tokyo Japan - Jun 20 - 22, 2018
ACMEE 2018 at Chennai Trade Centre Mount Poonamallee Road, Nandambakkam Chennai India - Jun 21 - 25, 2018
Inside 3D Printing Seoul 2018 at Korea International Exhibition Center (KINTEX), Hall 5 408 Hallyuworld-ro, Ilsanseo-gu, Goyang-si, Gyeonggi-do Goyang Korea (South) - Jun 27 - 29, 2018
Kenesto: 30 day trial



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise