Real Intent Attends 9th Annual International MAPLD Conference, Showcases Automatic Formal, Clock and Timing Verification Software for Electronic Design

WASHINGTON, DC -- (MARKET WIRE) -- Sep 15, 2006 --


Real Intent, the leader in formal electronic design verification from spec to sign-off


Real Intent's exhibit at the 9th Annual International Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD) conference with demonstrations showing how formal verification technology improves electronic design timing, verification, productivity and quality.


September 26-28, 2006
Booth #39
Ronald Reagan Building and International Trade Center
Washington, D.C.
Information and Registration:
To set an appointment with Real Intent, please contact Rich Faris 408-839-
For more information about Real Intent, please visit
Please visit for more information about
The conference is open to US and foreign participation and is unclassified.
For related information, please see the NASA Office of Logic Design Web
Site (
About Real Intent's EnVision Family

With Conquest, users can verify their design using Property Specification Language (PSL) assertions, SystemVerilog Assertions (SVA), or Open Verification Library (OVL) checkers. Conquest uses advanced static formal verification technology to verify correctness of electronic designs.

Ascent offers automatic checks derived from the Register Transfer Level (RTL) design to verify logic and find bugs even before simulation. It finds sequential design errors, including array bounds violations, full and parallel case pragma violations, Finite State Machine (FSM) deadlocks and dead code, without testbenches or vectors. It supports PSL and SVA constraints and includes the Ascent SimPortal, which links to dynamic simulation.

Clock Intent Verification verifies the functionality of the user's cross domain clocking scheme and quickly identifies errors with its new debugging features.

PureTime, a timing-exception verifier, detects timing exception errors that create schedule delays, chip respins or failing hardware. It proves the correctness of timing exceptions created by designers, or those delivered with Intellectual Property (IP), using exhaustive formal analysis. PureTime works throughout the entire design flow, with RTL or design netlists.

About Real Intent

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application-specific integrated circuit (ASIC), system-on-chip (SOC), and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including Sun Microsystems, ATI, Marvell Technology Group, nVidia, and NEC Electronics, use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: (408) 830-0700, fax: (408) 737-1962, web:, e-mail: Email Contact.

EnVision, Conquest, Ascent, Convergence Engine, SimPortal, PureTime, Clock Intent Verification are trademarks of Real Intent, Inc. All other trademarks or registered trademarks are property of their respective owners.

Press contacts:
Rich Faris
Real Intent Vice President Marketing and Business Development
(408) 830-0700 x212

Email Contact

Georgia Marszalek
Valley PR for Real Intent
(650) 345-7477

Email Contact

Review Article Be the first to review this article
Autodesk - DelCAM

Featured Video
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
Apple Adding To Computer Product Line Minus Ports
Currently No Featured Jobs
Upcoming Events
3D Collaboration & Interoperability Congress at 1310 Washington Ave. Golden CO - Oct 25 - 26, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
Autodesk University Las Vegas at Las Vegas NV - Nov 15 - 17, 2016
TurboCAD pro : Limited Time offer

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise