Avertec's solution for Timing and SI sign-off at DAC, Booth 256

At DAC'05, Avertec is presenting HiTAS 6.7, the latest version of its transistor-level Timing & Signal-Integrity platform.

Avertec offers solutions for the back-end verification of complex designs with its transistor level methodology based on proven HiTAS and YAGLE platforms.

HiTAS platform provides advanced Static Timing Analysis and Signal Integrity solutions at transistor level. It allows engineers to ensure complete timing and Signal Integrity coverage on digital custom designs and IP-reuse through timing characterization.

YAGLE's unique ability is to provide timing back-annotated HDL descriptions, close to physical implementation, enables the setup of solutions based on signal activity, such as power consumption or IR-drop analysis.

About Avertec
Avertec is a privately held company created in 1998 and headquartered in the Paris area, France. It has a sales office in San Jose, California and represented by distributors in Japan and in Asia. Avertec is a member of the EDA Consortium. Further information at http://www.avertec.com


Contact at DAC booth#256: Rita Kupi
Cell: +33 6 61 78 59 65




Review Article Be the first to review this article
Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
GE Additive’s Big Plans For Metal AM
Jobs
ECAD Designer - Data Connectivity for Delphi at Auburn Hills, MI
Mechanical Engineer II - Requisition ID 090445 for L3 Technologies at New York, NY
Estimator / Bidder for Rulon International at Saint Augustine, FL
Upcoming Events
33rd Annual Coordinate Metrology Society Conference at Snowbird UT - Jul 17 - 21, 2017
EMO Hannover 2017 at Hannover Germany - Sep 18 - 23, 2017
The 30th Annual Integrated Process Excellence Symposium & Training at Wyndham Grand Bonnet Creek Resort Orlando FL - Sep 18 - 20, 2017
Additive Manufacturing Conference 2017 at Knoxville Convention Center 701 Henley Street Knoxville TN - Oct 10 - 12, 2017
SolidCAM: 10K CAM Contest



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise