Avertec joins the Current Source Model bandwagon

Munich, Germany, DATE05 - March 8, 2005 - Current Source Modeling (CSM) has been at the heart of Avertec's technology for several years, and now allows Avertec's Solutions to deal with 65nm digital custom designs like no other tool.

Avertec's modeling engine is based on a topological partitioning of the design. Partitions are modeled as current sources with semi-analytical equations, with transistor's current equations coming from BSIM models. Avertec's CSM then offers orders of magnitude gains in runtime versus electrical simulation, while keeping SPICE accuracy.

Within its timing and signal integrity technology, it allows fast delay calculation for arbitrary sets of process, voltage, temperature (PVT), as well as precise modeling of the effective load of long interconnects. Furthermore, Avertec's CSM is independent from the input waveform shape, and can advantageously replace rejection tables, allowing efficient noise propagation, and avoiding the extra pessimism inherent to traditional crosstalk analysis methodologies.

The HiTas platform has been adopted by major European semiconductor vendors to perform SI-aware timing characterization of custom macros, and fast re-characterization of cell libraries for any set of PVT.

Avertec's timing characterization is ready to support Synopsys Composite Current Source (CCS) and Cadence/Magma Effective Current Source Model (ECSM) formats.

About Avertec
Avertec is a privately held company created in 1998. The company provides transistor-level Static Timing Analysis (STA) and Signal Integrity (SI) tools, dedicated to digital custom designs. Avertec has an innovative Transistor level methodology based on proven HiTAS and YAGLE platforms.

The company is headquartered in the Paris area, France, has a sales office in San Jose, California and represented by distributors in Japan and in Asia. Avertec is a member of the EDA Consortium. Further information at http://www.avertec.com


For more information please contact:
Rita Kupi
Marketing Assistant
Avertec
Tel: +33 1 60 92 16 32
Email Contact




Review Article Be the first to review this article
HP

Autodesk - DelCAM

Featured Video
Jobs
Senior Mechanical Engineer for Verb Surgical at Mountain View, CA
Principal Research Mechatronics Engineer for Verb Surgical at Mountain View, CA
CAD Systems Administrator for KLA-Tencor at Milpitas, CA
Industrial Designer Intern – Spring 2017 for Nvidia at Santa Clara, CA
Lead Geospatial Analyst for Alion at McLean, VA
Upcoming Events
SOLIDWORKS 2017 Launch Event – Walsall at Village Hotel Club, Walsall, WS2 8TJ Walsall United Kingdom - Mar 30, 2017
PI APPAREL Hong Kong 2017 at SHANGRI-LA KOWLOON 64 Mody Road Tsim Sha Tsui East Kowloon Hong Kong - Apr 5 - 6, 2017
SOLIDWORKS intro and hands on session – Slough at Baylis House, Slough, Berkshire, SL1 3PB Slough United Kingdom - Apr 7, 2017
Engineer 3D! Training + Technology Conference at Hyatt Regency Milwaukee 333 West Kilbourn Avenue Milwaukee WI - Apr 25 - 26, 2017
MasterCAM



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise