Synopsys' IC Compiler II Enables Toshiba's Tapeout of Complex 40-nm SoC, Proves out Game-Changing Capabilities

Toshiba Standardizes on IC Compiler II for Physical Design

MOUNTAIN VIEW, Calif., March 9, 2015 — (PRNewswire) —


  • IC Compiler II enables Toshiba's successful tapeout of advanced 40-nm SoC
  • 6X faster design turnaround time with one-third of the memory footprint
  • 60 percent smaller buffer area during clock tree synthesis delivers superior design area and power QoR
  • Seamless handling of multiple modes and corners reduces timing ECO iterations

Synopsys, Inc. (Nasdaq: SNPS) today announced that its IC Compiler II place and route solution has enabled Toshiba to accelerate tapeout of an advanced 40-nanometer (nm) system on chip (SoC). The impressive speed-up and superior QoR delivered by IC Compiler II enabled Toshiba to achieve higher designer productivity and better device performance. Unveiled less than a year ago, IC Compiler II is the successor to IC Compiler, the industry's leading place-and-route solution for advanced design at established and emerging nodes. Driven by this tapeout success, Toshiba has commenced the immediate rollout of their IC Compiler II-based design kit throughout their design teams.

"We are extremely impressed with the unprecedented runtime speedup and superior QoR delivered by IC Compiler II on this tapeout," said Mr. Kazunari Horikawa, senior manager of Design Technology Development Department, Mixed Signal IC Division at Toshiba Corporation Semiconductor and Storage Products Company. "The ultra-fast implementation turnaround times enabled daily iterations on this complex SoC, allowing us to exceed our QoR goals. We have released our IC Compiler II based design kit to commence standardization on IC Compiler II to enable other critical designs within Toshiba to benefit from these game-changing capabilities."

IC Compiler II is a production-ready, full-featured place-and-route system architected from the ground-up to realize an order-of-magnitude leap forward in designer productivity. It is built on a new multi-threaded infrastructure that is able to handle designs with more than 500 million instances while continuing to utilize industry-standard input and output formats, as well as familiar interfaces and process technology files. Leveraging this new infrastructure, IC Compiler II offers ultra-high capacity design planning, unique, new clock-building technology and patented global analytical optimization, enabling enhanced area, timing and power QoR. Representing years of engineering innovation and featuring several dozen new patents, these innovative technologies enable IC Compiler II to deliver 5X faster runtime along with half the memory and half the iterations required to achieve target QoR – all together enabling a 10X boost in design throughput. This level of speed-up is already enabling game-changing productivity for IC Compiler II users and is continuing to transform how physical design is done.

"Toshiba joins the growing list of companies who are adopting IC Compiler II," said Antun Domic, executive vice president and general manager of the Design Group at Synopsys. "The successful tapeout of this highly complex SoC and Toshiba's decision to subsequently expand the usage to other programs with their design kit underscores the unique value IC Compiler II is delivering to a rapidly growing user base."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact


To view the original version on PR Newswire, visit:

SOURCE Synopsys, Inc.

Synopsys, Inc.

Review Article Be the first to review this article


Featured Video
System Designer/Engineer for Bluewater at Southfield, MI
Mechanical Design Engineer 3 for KLA-Tencor at Milpitas, CA
Director of Process Engineering. for Tekni-Plex at Toledo, OH
Sr Mechanical Design Engineer for Medtronic at mounds view, MN
Senior Mechanical Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior Structural Engineer for Wiss,Janney, Estner Assoicates, Inc at houston, TX
Upcoming Events
Formlabs LA 3D Printing Roadshow at Munky King Lost Angeles CA - Feb 8 - 9, 2018
ESPRIT World 2018 at Indianapolis Marriott Downtown 350 West Maryland Street Indianapolis IN - Jun 11 - 15, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
IMTS2018 International Manufacturing Tech Show at McCormick Place Chicago IL - Sep 10 - 15, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise