WinterLogic Announces Inspect Fault Analysis Tool

Roseville, MN, May 22, 2014 -- WinterLogic, Inc., the industry leader in fault simulation solutions, today announced the release of Z01X 2.8 with Inspect, a graphic interface tool designed for exploring the quality of a design’s test coverage. Leveraging over twenty years of experience in fault simulation technology, Inspect combines a flexible suite of analysis tools with Z01X’s powerful fault simulation platform to provide an advanced environment for investigating fault coverage.

“As designs continue to increase in complexity, debug and analysis tools like Inspect represent our continued commitment to advancing fault simulation technology,” states Jason Campbell, WinterLogic’s President. “Inspect’s linked viewers for source code, hierarchies and fault definitions enable quick identification of poorly tested areas in complex designs.”

“We are really excited about this new capability. Our customers who perform extensive RTL or gate-level fault simulation now have a unique platform to efficiently develop better test vectors. Visualization of faults in the context of surrounding logic provides useful feedback for functional, BIST and diagnostic patterns,” says Olivier Bolon, Winterlogic’s director of Sales and Business Development.

WinterLogic’s Z01X is the only commercial fault simulator with the capacity and performance to successfully run the largest SoC for wireless, graphics and computing. With its advanced feature set, WinterLogic’s Z01X is the tool of choice for meeting the most stringent automotive manufacturing and safety standards such as AEC-Q100 and ISO26262. Z01X 2.8 adds not only the Inspect fault analysis tool, but also continued enhancements to SystemVerilog support, 2X RTL simulation performance improvements, and a new TCL scripting interface.

About WinterLogic
WinterLogic provides fault simulation products that analyze a test suite’s ability to detect manufacturing defects and design errors. Z01X for Manufacturing Assurance helps companies hit their zero-defect manufacturing target and reduce testing costs by selecting the most effective tests and closing the ATPG coverage gap. Z01X for Verification Assurance uses functional fault simulation to quickly identify untested areas in RTL designs and weaknesses in verification test suites. 

Contact: 
Jason Campbell
WinterLogic, Inc.
651-633-4645
Email Contact

 




Review Article Be the first to review this article
Rand3D

Jobs
Mechanical Design Engineer 3 for KLA-Tencor at Milpitas, CA
Sr Mechanical Design Engineer for Medtronic at mounds view, MN
Geospatial Systems Administrator for BAE Systems Intelligence & Security at arnold, MO
Urban Designer - Urban Design/Planning for SERA Architects, Inc at Portland, OR
Senior Mechanical Engineer for BAE Systems Intelligence & Security at Arlington, VA
Geospatial Analyst - Senior for BAE Systems Intelligence & Security at Springfield, VA
Upcoming Events
ESPRIT World 2018 at Indianapolis Marriott Downtown 350 West Maryland Street Indianapolis IN - Jun 11 - 15, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
IMTS2018 International Manufacturing Tech Show at McCormick Place Chicago IL - Sep 10 - 15, 2018
Kenesto: 30 day trial
SolidCAM: SolidCAM Dec 2017 Campaign Save 28 percent



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise