Digital Core Design Introduces 80390 CPU

August 1st, 2013 -- Digital Core Deisgn, IP Core provider and System-on-Chip design house has introduced the DP80390 soft IP Core, which is 100% binary compatible with 8051 and 80390 instruction sets. It’s pipelined RISC architecture executes up to 200 million instructions per second and consumes just 8120 gates. Furthermore, the DP80390 is a technology independent IP Core, so it can be easily implemented in both ASIC and FPGA.

The DP80390 is a high performance, speed optimized soft core of a single-chip 8-bit embedded controller intended to operate with fast (typically on-chip) and slow (off-chip) memories. It supports up to 8 MB of linear code space and 16 MB of linear data space. – We’ve designed this IP Core with a special concern about performance to power consumption ratio – explains Piotr Kandora, R&D Director at Digital Core Design –and this ratio can be extended by an advanced power management unit (PMU).
As it’s been stated above, the DP80390 soft core is 100% binary compatible both with 80390 and 8051 instruction set. One can easily choose from two configurations:

  • Von Neumann, with common program and external data bus
  • Harvard, where internal data and program buses are separated.

The pipelined RISC architecture of the DP80390 executes 85 – 200 million instructions per second, running the Dhrystone 2.1 benchmark from 11.46 to 15.55 times faster than the original 80C51 at the same frequency.  - This performance can also be exploited in low power applications – adds Kandora -where the core can be clocked over ten times slower than the original implementation, without performance depletion.

The DP80390 is delivered with fully automated test bench and complete set of tests, allowing easy package validation at each stage of SoC design flow. Each of DCD's 80390 Cores has built in support for the DCD’s Hardware Debug System, called DoCDTM. It is a real-time hardware debugger, which provides debugging capability of a whole System-on-Chip. And unlike other on-chip debuggers, the DoCDTM provides non-intrusive debugging of running application. It can halt, run, step into or skip an instruction, read/write any contents of microcontroller, including all registers, internal and external program memories and all SFRs, including user defined peripherals.

More information about the DP80390 is available at  http://www.dcd.pl/ipcore/110/dp80390/

More information about DCD’s hardware debugger for DP80390:  http://www.dcd.pl/page/154/docd/




Review Article Be the first to review this article
Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
GE Additive’s Big Plans For Metal AM
Jobs
ECAD Designer - Data Connectivity for Delphi at Auburn Hills, MI
Mechanical Engineer II - Requisition ID 090445 for L3 Technologies at New York, NY
Estimator / Bidder for Rulon International at Saint Augustine, FL
Upcoming Events
33rd Annual Coordinate Metrology Society Conference at Snowbird UT - Jul 17 - 21, 2017
EMO Hannover 2017 at Hannover Germany - Sep 18 - 23, 2017
The 30th Annual Integrated Process Excellence Symposium & Training at Wyndham Grand Bonnet Creek Resort Orlando FL - Sep 18 - 20, 2017
Additive Manufacturing Conference 2017 at Knoxville Convention Center 701 Henley Street Knoxville TN - Oct 10 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise