SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing

Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

ALBANY, N.Y. — (BUSINESS WIRE) — June 27, 2013 — SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH’s Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

“In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials,” said Hsi-An Kwong, SEMATECH’s ESH Technology Center program manager. “After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety.”

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

“Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities,” said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

“The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line,” said Chris Hobbs, SEMATECH’s FEP program manager. “Success at this step is critical to ensure contamination control through subsequent toolsets.”

About SEMATECH

For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at  www.sematech.org. Twitter: www.twitter.com/sematech



Contact:

Media
SEMATECH
Erica McGill, 518-649-1041
Email Contact




Review Article Be the first to review this article
Rand3D

SolidCAM: Cutting Webinar

Jobs
Architectural Designer for Champion Home Builders at Troy, MI
Analyst Programmer for Palm Beach County at West Palm Beach, FL
Mapping & GIS Sales Rep for California Surveying & Drafting Supply at Sacramento, CA
Upcoming Events
ATE SOLIDWORKS Innovation Day 2017 at LIFELONG LEARNING INSTITUTE LEVEL 2 @ 11 EUNOS ROAD 8 SINGAPORE Singapore - Oct 5, 2017
Additive Manufacturing Conference 2017 at Knoxville Convention Center 701 Henley Street Knoxville TN - Oct 10 - 12, 2017
ASSESS 2017 CONGRESS at Bolger Center Potomac MD - Nov 1 - 3, 2017
FABTECH 2017 at McCormick Place Chicago IL - Nov 6 - 9, 2017
Kenesto: 30 day trial
MasterCAM



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise