Microsemi Broadens Communications Timing Portfolio with Family of Buffers

New Solutions Support Industry's Lowest Additive Jitter Combined with Best Power Supply Noise Rejection Performance

ALISO VIEJO, Calif., Dec. 5, 2012 — (PRNewswire) — Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, today expanded its communications timing portfolio with its first family of clock distribution differential fan-out buffers. The 28-part family of buffers supports clock rates of up to 750 megahertz (MHz); two types of outputs, low voltage positive emitter coupled logic (LVPECL) and low voltage differential signaling (LVDS); and multiple fan-out ratios. Internal and external terminations for inputs eliminate the need for external peripheral components. In addition, the ultra-low additive output jitter leaves the majority of the jitter budget to the high speed transceivers. The combination of these features results in lower bill-of-material (BOM) costs.

The new clock buffers devices are synergistic with Microsemi's broad timing portfolio and, when used together, provide customers improved board performance and complete timing solutions.

"Broadening our current timing and synchronization offering with our new buffer family allows us to offer customers a complementary building block for clock generation and synthesis products," said Maamoun Seido, vice president and business unit manager of Microsemi's timing products. "Communications is a key area of focus for Microsemi. With our investments in this area, including the acquisition of Maxim's timing, synthesis and synchronization business earlier this year, we now have the roadmaps and resources in place to capitalize on growing opportunities in this market segment."

About Microsemi's New Buffer Family

Microsemi's high-performance buffers deliver the industry's lowest additive jitter combined with best power supply noise rejection performance. This preserves signal integrity by adding ultra-low jitter and filtering noise from power supplies, resulting in better performance while simplifying engineering board design efforts. In addition, the flexible I/O structure and internal on chip input terminations eliminate the need for external components, which reduces BOM costs. Microsemi's new buffer family includes:

LVPECL Output Solutions:

Input Termination

1:2 Fan-out

QFN-16

3x3 mm

1:4 Fan-out

QFN-16

3x3 mm

1:6 Fan-out

QFN-32

5x5 mm

1:8 Fan-out

QFN-32

5x5 mm

2:6 Fan-out

QFN-32

5x5 mm

2:8 Fan-out

QFN-32

5x5 mm

External

P/N  ZL40200

P/N ZL40202

P/N  ZL40204

P/N  ZL40206

P/N  ZL40208

P/N  ZL40210

P/N  ZL40224

Internal

P/N  ZL40201

P/N  ZL40203

P/N  ZL40205

P/N  ZL40207

P/N  ZL40209

P/N  ZL40211

P/N  ZL40225

LVDS Output Solutions:

Input Termination

1:2 Fan-out

QFN-16

3x3 mm

1:4 Fan-out

QFN-16

3x3 mm

1:6 Fan-out

QFN-32

5x5 mm

1:8 Fan-out

QFN-32

5x5 mm

2:6 Fan-out

QFN-32

5x5 mm

2:8 Fan-out

QFN-32

5x5 mm

External

P/N  ZL40212

P/N ZL40214

P/N  ZL40216

P/N  ZL40218

P/N  ZL40220

P/N  ZL40222

P/N  ZL40226

Internal

P/N  ZL40213

P/N  ZL40215

P/N  ZL40217

P/N  ZL40219

P/N  ZL40221

P/N  ZL40223

P/N  ZL40227


1 | 2  Next Page »



Review Article Be the first to review this article
IMTS 2018 Register Now>>

Featured Video
Jobs
GIS Specialist for Metro Wastewater Reclamation District at Denver, Colorado
Upcoming Events
34th Annual Coordinate Metrology Society Conference 2018 at Grand Sierra Resort, 2500 East Second Street Meeting & Covention Center Reno NV - Jul 23 - 27, 2018
Design of Experiments (DOE) for Process Development and Validation (NTZ) 2018 at DoubleTree by Hilton San Diego Downtown 1646 Front St San Diego CA - Aug 2 - 3, 2018
FARO Measure And Inspect 2018 at Maple Hotel Bangkok Thailand - Aug 8, 2018
COMSOL Conference 2018 Bangalore at ITC Gardenia 1, Residency Road, Shanthala Nagar, Ashok Nagar, Bengaluru, Karnataka India - Aug 9 - 10, 2018
Kenesto: 30 day trial
MasterCAM



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise