Prosilog selects Avertec's HiTAS to qualify Memory Controller IPs

Paris, France- February 11, 2004- Avertec today announced that Prosilog has chosen HiTAS, Avertec's innovative timing platform, to characterize and qualify its DDR memory Controller family. Prosilog provides a family of multi-channels DDR-SDRAM memory controllers. These controllers are used to share between different subsystems the access to an external DDR memory.

"With this kind of design, there are a lot of asynchronous events and signal stability issues around the different interfaces. HiTAS from Avertec gives us the capability to quickly characterize our IP in a very accurate way over different technology processes" says Cyril Spasevski, project manager of Prosilog. "The timing analysis provided by HiTAS allows us to improve the performance of the arbitration scheme between the channels of the memory controller."

About Prosilog
Prosilog SA is a privately held company founded in November 2000, with offices in Cergy-Pr馥cture, near Paris, France. The company develops innovative RTL and system level design EDA tools, as well as soft IP cores to help SoC designers reduce the product design cycle. Prosilog provides solutions to automate the design and verification phases of SoC design. Prosilog SA is a member of the EDA consortium, the Virtual Socket Interface Association (VSIA), the Open SystemC Initiative (OSCI), as well as a member of the system level design working group in the Open Core Protocol International Partnership (OCP-IP).
www.prosilog.com

About Avertec
Avertec SA is a privately held company created in 1998. It is headquartered in the Paris area, France, has a sales office in San Jose, California and represented by distributors in Asia. Its mission is to provide solutions for the back-end verification of complex designs. The company develops and commercializes solutions for Timing, Crosstalk, Power and IR Drop analysis. Avertec has an innovative Transistor level methodology based on proven HiTAS and YAGLE platforms. Realistic full chip validation is provided by combining Static and Dynamic analysis of an abstracted Timing and/or Functional model that is close to the physical implementation. www.avertec.com


For more information, please contact:
Rita Kupi
Marketing assistant
+33 (1) 60 92 16 32
Email Contact




Review Article Be the first to review this article
HP

ACE2017

Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
APSX Bringing Injection Molding To The Desktop
Jobs
Inside Sales for SolidCAM at Newtown, PA
Director of Mechanical Engineering for Velodyne LIDAR at Morgan Hill, CA
Project Architect for LAMBERT Architecture and Interiors at Winston-Salem, NC
Architetural Project Manager for DRA Architects at Irvine, CA
Data Scientist for University of Utah at Salt Lake City, UT
Upcoming Events
DriveWorks World at The Barley Store Laskey Lane Thelwall Cheshire United Kingdom - Mar 6 - 9, 2017
JEC World 2017 at Paris Nord Villepinte Exhibition Centre Paris France - Mar 14 - 16, 2017
SOLIDWORKS funding event – Leicester at The National Space Centre, Exploration Dr, Leicester, LE4 5NS Leicester United Kingdom - Mar 17, 2017
ACE 2017 Nashville at Nashville TN - Mar 21 - 23, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise