Averant Integrates Timing Constraints Checking and Improves Functionality with Release of Solidify 6.0

HAYWARD, Calif. — (BUSINESS WIRE) — September 24, 2012 — Averant Inc., the First In Formal™ leader in property verification of RTL designs for digital circuits, today announced the release of Solidify 6.0. The newly updated version of Averant’s flagship product provides exceptional functionality, including integrated timing constraints checking as a standard feature, and offers significant improvements to earlier versions of the software.

Averant, a pioneer in the design automation industry, creates tools that are easily adopted into the design flow and help improve quality, reduce risk, and speed the design process. Solidify 6.0 builds on the company’s innovative product line and strengthens the firm’s position as a leader in the field.

“Averant is committed to providing an integrated environment of high-performance formal verification tools,” said Ramin Hojati, president of Averant. “Release 6.0 adds timing constraints verification to an already extensive array of tools including property verification, sequential equivalency checking, automatic checks, static coverage and semi-formal bug hunting.”

Additional highlights of the release include:

  • Improved SEC. The sequential equivalency checking (SEC) feature of Solidify has been in production use in power reduction flows for over a year. During this time, a number of user requested enhancements were implemented and integrated.
  • Improved Clock Crossing. The clock-crossing checks have been rewritten taking better advantage of Solidify’s multi-clock property verification engines.
  • Improved X-Management Checks. Nearly a decade ago, Solidify pioneered X-management RTL checks in collaboration with top multi-national semi-conductor firms. Solidify 6.0 adds new functionality for ensuring that undesired X’s do not reach outputs, and for identifying simulation versus synthesis mismatches.
  • Improved Engines and Support. Solidify 6.0 offers enhanced engines along with better System Verilog Design support for a more optimized user experience.

Solidify 6.0 is in customer testing stage and is scheduled for release later this Fall.

About Averant

Averant Inc. is a privately held EDA firm specializing in formal verification of digital designs. Averant’s signature product is Solidify, a robust platform for property, protocol, and automatic design checks – all without the need for simulators or test vectors. For more information, visit http://www.averant.com.



Contact:

Averant, Inc.
Ramin Hojati, 510-205-9815
Email Contact




Review Article Be the first to review this article
Rand3D

Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
First Look At SOLIDWORKS 2018
Jobs
Mapping & GIS Sales Rep for California Surveying & Drafting Supply at Sacramento, CA
Architectural Designer for Champion Home Builders at Troy, MI
Analyst Programmer for Palm Beach County at West Palm Beach, FL
Upcoming Events
ATE SOLIDWORKS Innovation Day 2017 at LIFELONG LEARNING INSTITUTE LEVEL 2 @ 11 EUNOS ROAD 8 SINGAPORE Singapore - Oct 5, 2017
Additive Manufacturing Conference 2017 at Knoxville Convention Center 701 Henley Street Knoxville TN - Oct 10 - 12, 2017
ASSESS 2017 CONGRESS at Bolger Center Potomac MD - Nov 1 - 3, 2017
FABTECH 2017 at McCormick Place Chicago IL - Nov 6 - 9, 2017
MasterCAM



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise