Verific Design Automation’s Industry-Standard SystemVerilog, VHDL Parsers Linked with Aldec’s Hardware Emulation Solution

Companies Sign Licensing Agreement

ALAMEDA , CALIF. –– August 15, 2012 –– Verific Design Automationtoday announced it licensed its industry-standard, IEEE-compliant SystemVerilog and VHDL platform to Aldec, Inc.,a global leader in electronic design verification, to be included into its Hardware Emulation Solution (HES™).

HES is a unified platformfor bit-level simulation acceleration, transaction-level emulation, system architecture exploration, hardware/software co-verification, virtual modeling and prototyping.Verific’sSystemVerilog and VHDL parsers and register transfer level (RTL) elaboratorshave been integrated with its Design Verification Manager (DVM™) software.

“Full language support (including SystemVerilog), well-tested software and outstanding customer support made integration with the Verific compiler an easy choice to simplify the design setup flow for HES-DVM,” says ZibiZalewski, general manager of Aldec’s Hardware Division. “We value the relationship we have established with Verific. With their compiler, HES-DVM now offers new debugging instrumentation and SCE-MI2.0 DPI Function Based support, and with their flexible customer support, our team was able to speed up the development schedule without any major issues.”

“Aldecis an impressive company and one that we’re proud to be working with,” commentsMichielLigthart, Verific’s president and chief operating officer. “Emulation is a complex engineering problem that Aldec and HES have mastered.”

Verific’s software has been the front end to a wide range of EDA and FPGA tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designssince the company was founded in 1999. The Verific Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF. A recent addition to its product offerings is a Verific Perl module, aninterface to its SystemVerilog and VHDL parsers and elaborators. Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

About Aldec

Aldec, Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. More information about the company and its products is available at www.aldec.com.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif.  94501. Telephone: (510) 522-1555. Facsimile number:  (510) 522-1553. Email:  Email Contact.Website:  www.verific.com.


Contact:

Nanette Collins               
Public Relations for Verific               
(617) 437-1822               
nanette@nvc.com 

Christina Toole
Marketing Manager for Aldec Inc.
(702) 990-4400
christinat@aldec.com




Review Article Be the first to review this article
Rand3D

SolidCAM - Break The Chains

Featured Video
Jobs
Mid-Level Mechanical Engineer for Kiewit at lenexa, Kansas
Mechanical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
29th Design Engineering & Manufacturing Solutions Expo (DMS) at Tokyo Big Sight 3-11-1 Ariake, Koto-ku Tokyo Japan - Jun 20 - 22, 2018
ACMEE 2018 at Chennai Trade Centre Mount Poonamallee Road, Nandambakkam Chennai India - Jun 21 - 25, 2018
Inside 3D Printing Seoul 2018 at Korea International Exhibition Center (KINTEX), Hall 5 408 Hallyuworld-ro, Ilsanseo-gu, Goyang-si, Gyeonggi-do Goyang Korea (South) - Jun 27 - 29, 2018
Kenesto: 30 day trial



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise