StarDFX, a SynTest Affiliate, Granted Patent for a Framework for Soft-Error Protection

SAN JOSE, CA -- (Marketwire) -- Aug 08, 2012 -- On April 17, 2012, the U.S. Patent and Trademark Office (USPTO) issued an important patent (U.S. Patent No. 8,161,441) to StarDFX Technologies, Inc., a leading supplier of Design-for-Excellence (DFX) IP and tools, and an affiliate of SynTest Technologies, Inc., for its groundbreaking invention covering a method for performing robust scan synthesis for soft-error protection to generate robust scan integrated circuit designs and systems. RobustScan™ Tool Suite from StarDFX uses the patented Robust Scan Cells.

Then, on July 10 and 24, 2012, the U.S. Patent and Trademark Office (USPTO) issued more DFT related patents (U.S. Patent No. 8,219,945 and 8,230,282) to SynTest. SynTest now has a very broad portfolio of DFT patents in the Scan Compression and Logic BIST areas, notably U.S. Patent Nos. 7,412,637, 7,412,672, 7,552,373, 7,721,172, and 7,590,905 (for conventional scan compression), 7,512,851 (for low-pin-count scan compression), 7,945,833 (for pipelined scan compression), and 7,007,213, 7,260,756, and 7,779,323 (for logic BIST).

"To date, StarDFX and SynTest have been issued 37 US patents, and I am particularly excited about StarDFX's proprietary robust scan technology covered by this patent because it opens up a new important field in Design-for-Reliability (DFR) for the semiconductor industry and for StarDFX," said Dr. L.-T. Wang, Founder, President and CEO of StarDFX and SynTest. "The patented robust scan cells, referred to as Configurable Soft-Error Resilience (CSER) cells, combined with user-preferred Soft-Error-Rate (SER) mitigation cells and the associated RobustScan™ product from StarDFX can be linked to third-party scan synthesis and SER analysis programs and are fully compatible with SynTest's DFT products for test, debug, and diagnosis."

"Effective soft-error protection mechanisms are not just needed for technology nodes below 65 nm, users of enterprise servers and networking hardware readily demand limits on SER. StarDFX and SynTest customers in the automotive, aerospace, medical, and networking industry will now benefit from the availability of the soft-error protection framework offered by RobustScan™," added Dr. Ravi Apte, VP of Strategy, Marketing and Business Development of SynTest.

About StarDFX
StarDFX Technologies, Inc., established in 2009, develops advanced Design-for-Excellence (DFX) IPs and tools (including Logic BIST, Concurrent Fault Simulation, and Logic Reliability) and markets them, through SynTest as its sales channel, worldwide to semiconductor companies, system houses, and design service providers.

About SynTest
SynTest Technologies, Inc., established in 1990, develops advanced Design-for-Test (DFT) and Design-for-Debug/Diagnosis (DFD) IPs and tools (including Memory BIST, Boundary-Scan Synthesis, Scan/ATPG with Test Compression, and Silicon Debug and Diagnosis) and markets them worldwide to semiconductor companies, system houses, and design service providers. SynTest products improve an electronic design's quality and reduce overall design and test costs. SynTest is headquartered in Sunnyvale, California, and has field offices in Taiwan and China, and distributors in Europe, Japan, Korea, and Israel. More information regarding SynTest is available at www.syntest.com.

SynTest Technologies, Inc.
505 South Pastoria Ave., Suite 101
Sunnyvale, California 94086
Phone: 408-720-9956
E-Mail: Email Contact

© SynTest Technologies, Inc. 2012. All Rights Reserved. SynTest and RobustScan™ are trademarks of SynTest Technologies, Inc. All other trademarks are property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact:
Ravi Apte 
408-720-9956 x 300 





Review Article Be the first to review this article
HP

Autodesk - DelCAM

Featured Video
Jobs
CAD Systems Administrator for KLA-Tencor at Milpitas, CA
Senior Mechanical Engineer for Verb Surgical at Mountain View, CA
Principal Research Mechatronics Engineer for Verb Surgical at Mountain View, CA
Lead Geospatial Analyst for Alion at McLean, VA
Industrial Designer Intern – Spring 2017 for Nvidia at Santa Clara, CA
Upcoming Events
SOLIDWORKS 2017 Launch Event – Walsall at Village Hotel Club, Walsall, WS2 8TJ Walsall United Kingdom - Mar 30, 2017
PI APPAREL Hong Kong 2017 at SHANGRI-LA KOWLOON 64 Mody Road Tsim Sha Tsui East Kowloon Hong Kong - Apr 5 - 6, 2017
SOLIDWORKS intro and hands on session – Slough at Baylis House, Slough, Berkshire, SL1 3PB Slough United Kingdom - Apr 7, 2017
Engineer 3D! Training + Technology Conference at Hyatt Regency Milwaukee 333 West Kilbourn Avenue Milwaukee WI - Apr 25 - 26, 2017
MasterCAM



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise