Cadence Announces STMicroelectronics Has Taped Out 20-Nanometer Test Chip Using Cadence Tools

SAN JOSE, CA -- (Marketwire) -- May 31, 2012 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has contributed to STMicroelectronics having taped out a 20-nanometer test chip, incorporating custom analog and digital methodologies to enable mixed-signal SoC design at this advanced process node. Engineers from the two companies collaborated closely to develop technologies and deploy methodologies using the Cadence Encounter and Virtuoso platforms to enable design, implementation and signoff, in addition to development of foundational IP and a SKILL-based process design kit (PDK) for the 20-nanometer process.

This 20-nanometer tapeout marks an industry milestone for Cadence as the leader in delivering an end-to-end mixed-signal design flow for 20 nanometers. As part of this collaboration, STMicroelectronics has deployed the full Cadence® 20-nanometer flow, physical IP libraries and the related PDK.

"At 20 nanometers, custom analog IP creation and digital implementation are highly interdependent, and an optimal methodology must cover the custom analog and digital aspects of mixed-signal chip design, verification and implementation," said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. "Working together over the past two years, Cadence and STMicroelectronics successfully deployed an efficient methodology and design automation to address the requirements for designing complex mixed-signal SoCs."

ST performed automated layout generation using Cadence Virtuoso® Layout Suite into STMicroelectronics' custom IP design development, including foundation IP, PLL and video DAC. To help ensure accurate results, designers used a 20-nanometer PDK that enables advanced capability such as Modgens, constraints and space-based routing. The Encounter® Digital Implementation (EDI) System provided 20-nanometer physical implementation capabilities for the tapeout, handling 20-nanometer process requirements during placement and optimization as well as routing.

"Our commitment to delivering mixed-signal SoC design capability at 20 nanometers required a collaboration partner that had deep knowledge in both analog and digital design methodology," said Philippe Magarshack, group vice president of Technology Research and Development at STMicroelectronics. "We selected Cadence at the start of our 20-nanometer development, and today's milestone demonstrates the success of that collaboration."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, Virtuoso, Encounter and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 





Review Article Be the first to review this article
Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
Blockchain For The Manufacturing Supply Chain
Jobs
Mechanical Design Engineer 3 for KLA-Tencor at Milpitas, CA
System Designer/Engineer for Bluewater at Southfield, MI
Sr Mechanical Design Engineer for Medtronic at mounds view, MN
Director of Process Engineering. for Tekni-Plex at Toledo, OH
Senior Structural Engineer for Wiss,Janney, Estner Assoicates, Inc at houston, TX
Senior Mechanical Engineer for BAE Systems Intelligence & Security at Arlington, VA
Upcoming Events
Formlabs LA 3D Printing Roadshow at Munky King Lost Angeles CA - Feb 8 - 9, 2018
ESPRIT World 2018 at Indianapolis Marriott Downtown 350 West Maryland Street Indianapolis IN - Jun 11 - 15, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
IMTS2018 International Manufacturing Tech Show at McCormick Place Chicago IL - Sep 10 - 15, 2018
Tebis



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise