Aldec Takes FPGA & ASIC Debugging to the Next Level

DRESDEN, Germany — (BUSINESS WIRE) — March 12, 2012 — Aldec, Inc. has launched the latest version of its high-performance, mixed-language verification tool, Riviera-PRO™. Unveiled at the Design, Automation and Test in Europe (DATE) conference, Riviera-PRO release version 2012.02 supports a number of advanced verification methodologies which are set to greatly benefit the designers of complex FPGAs and those migrating to ASIC.

New to version 2012.02 of Riviera-PRO are support for the verification environments constructed with the Universal Verification Methodology (UVM) class library and new SystemVerilog IEEE 1800-2009 and VHDL IEEE 1076-2008 constructs. This last aspect also makes Riviera-PRO an ideal platform for working with the Open Source VHDL Verification Methodology ( OS-VVM).

With release version 2012.02 it is now possible to log class objects and display them in Riviera-PRO’s Waveform Viewer, elevating the EDA tool’s debugging capabilities to a new level. This feature makes possible the analysis of dynamic objects over time, organically combined with the objects of any other data type. It is also possible to log Information, Warning and Error messages, generated during simulation runtime in conjunction with appropriate markers displayed directly in the Waveform.

Shipping with UVM 1.1a – i.e. the latest version of the industry-standard SystemVerilog-based verification library - Riviera-PRO 2012.02 product release features multi-threaded SystemVerilog compilation (which is circa 25% faster on a typical UVM-based testbench), reduced compiler ‘noise’ (to ensure clean and concise logs) and new environment variables that facilitate the use of the UVM library itself and make scripting much easier.

Regarding languages, this product release enables a number of new constructs for:

  • SystemVerilog - constructs such as forward typedef, extern module declarations and dynamic arrays in constraint blocks;
  • SystemVerilog Assertions (SVA) - constructs such as multi-clocked properties and sequences, so a great benefit to engineers working on multiple clock domain designs; and
  • VHDL - constructs such as the ‘force’ and ‘release’ signal assignment statements.

Riviera-PRO release version 2012.02 also delivers enhancements to the tool’s HDL Editor and Waveform Viewer, further boosting its value as a versatile script-based, design, (common-kernel) simulation, analysis and debug environment for FPGA and ASIC designers.

For further information about Riviera-PRO release version 2012.02, including tutorials, downloads, and a What’s New presentation, please visit http://www.aldec.com/products/riviera-pro.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec and Riviera-PRO are trademarks of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.



Contact:

North America
Aldec, Inc.
Christina Toole, +1 (702) 990-4400
Email Contact
or
Europe
Declaration Limited
Richard Warrilow, +44 (0)1522 789 000
Email Contact




Review Article Be the first to review this article

SolidCAM: SolidCAM SEE IT LIVE

Featured Video
Jobs
System Designer/Engineer for Bluewater at Southfield, MI
Sr Mechanical Design Engineer for Medtronic at mounds view, MN
Director of Process Engineering. for Tekni-Plex at Toledo, OH
Mechanical Design Engineer 3 for KLA-Tencor at Milpitas, CA
Avionics System Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior Mechanical Engineer for BAE Systems Intelligence & Security at Arlington, VA
Upcoming Events
Formlabs LA 3D Printing Roadshow at Munky King Lost Angeles CA - Feb 8 - 9, 2018
ESPRIT World 2018 at Indianapolis Marriott Downtown 350 West Maryland Street Indianapolis IN - Jun 11 - 15, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
IMTS2018 International Manufacturing Tech Show at McCormick Place Chicago IL - Sep 10 - 15, 2018
Tebis



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise