Cadence Collaborates With Samsung Foundry to Deliver Design-for-Manufacturing Solution for 32-, 28- and 20-Nanometer Chip Design

SAN JOSE, CA -- (MARKET WIRE) -- Feb 06, 2012 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Samsung Electronics' Foundry business, Samsung Foundry, has collaborated with Cadence® to develop a world-class design-for-manufacturing (DFM) infrastructure to produce the most advanced chips. Working closely together, Cadence and Samsung Foundry have developed "in-design" and signoff DFM flows to tackle physical signoff and electrical variability optimization for 32-, 28- and 20-nanometer SoC designs. The new flows address both random and systematic yield issues, providing customers with a proven foundry option for advanced-node designs built on the Cadence Encounter® digital and Cadence Virtuoso® custom/analog implementation solutions.

The unique Cadence in-design approach to Silicon Realization moves traditional DFM steps into the implementation stage of digital and custom chip design. This approach is aimed at boosting productivity, predictability and profitability while reducing risk. The DFM flows developed at Samsung Foundry leverage multiple groundbreaking technologies, including Cadence Pattern Classification and Search, Cadence CMP Predictor, Cadence Litho Physical Analyzer and Cadence Yield Analyzer and Optimizer.

"As we expand our customer base at advanced process nodes, customers require various design flows," said Kyu-Myung Choi, senior vice president of Infrastructure Design Center, Samsung Electronics, "By teaming with Cadence to build a strong foundry ecosystem for advanced node designs, we've achieved numerous benefits we can pass along to our customers such as reducing risk and speeding time to market. We've enjoyed great success at 32 and 28 nanometers with Cadence, and we have now extended our advanced DFM flow to 20 nanometers as well."

Manufacturing complexity is growing exponentially at advanced nodes, and it impacts design cycle time and time to yield compared to previous nodes. With the new infrastructure optimized for advanced nodes, Samsung Foundry is able to use the hierarchical design approach and pattern matching to perform effective and accurate systematic failure analysis. And the Cadence production-proven in-design DFM prevention and optimization in Cadence Encounter® digital and Cadence Virtuoso® custom/analog implementation solutions enables first-time-correct silicon.

The Cadence pattern classification technology allows Samsung Foundry to classify the yield detractor patterns into easily usable pattern libraries. The infrastructure enables Samsung Foundry's customers to leverage the in-design and signoff pattern matching with automated fixing flows in Encounter and Virtuoso. Another new innovation from this collaboration is the development of a Chip-based CMP analysis flow to enable early convergence of topography yield issues in advanced digital and custom designs.

"As the provider of cutting-edge technologies and methodologies for leading foundries, we worked closely with Samsung Foundry to integrate our robust DFM suite, which continues to gain momentum as the advantages of in-design DFM become increasingly evident," said Tom Beckley, senior vice president, Custom IC and Signoff, Silicon Realization Group at Cadence. "The flows and underlying infrastructure our companies created together can provide a significant competitive edge by enabling engineers to meet tight deadlines while reducing the risk of costly errors."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, Virtuoso, Encounter and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 





Review Article Be the first to review this article
Rand3D

Featured Video
Jobs
Sr Mechanical Design Engineer for Medtronic at mounds view, MN
Mechanical Design Engineer 3 for KLA-Tencor at Milpitas, CA
Geospatial Analyst - Senior for BAE Systems Intelligence & Security at Springfield, VA
Senior Mechanical Engineer for BAE Systems Intelligence & Security at Arlington, VA
Urban Designer - Urban Design/Planning for SERA Architects, Inc at Portland, OR
Geospatial Systems Administrator for BAE Systems Intelligence & Security at arnold, MO
Upcoming Events
ESPRIT World 2018 at Indianapolis Marriott Downtown 350 West Maryland Street Indianapolis IN - Jun 11 - 15, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
IMTS2018 International Manufacturing Tech Show at McCormick Place Chicago IL - Sep 10 - 15, 2018
Kenesto: 30 day trial



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise