CHAPTER 3

Power considerations in sub-micron digital CMOS


Prev TOC Next

3.7. Conclusions

This chapter deals with power considerations in submicron analog CMOS. The context in which analog functionality has to be integrated is a submicron, digital process optimized for digital applications. The consequences on analog requirements have been discussed. The roadmap for scaled down processes for digital applications point to lower and lower supply voltages. For analog functions, the reduction of supply voltages has a negative influence on dynamic range and power dissipation. It is shown that low voltage is incompatible with low power when analog signal processing circuits are being considered.

The fundamental limits for low-power in analog are asymptotic limits. They are combining in one simple equation power, S/N ratios and speed. There are no restrictions regarding voltage swings, circuit topology, noise generated by active circuits, the process constants and linearity. That is why relative comparisons between different designs are difficult to be made based only on the fundamental limits. A designer wants a certain dynamic range and speed with a given accuracy, gain and linearity. Low voltage and low power are imposed by the application and the mixed level context. It would be useful to know practical limits of power in order to make choices between different possible solutions considering the active power, voltage supply, circuit topology, noise and linearity.

Starting from general considerations and simple circuits, it is possible to prove that DR*Speed product is limited by power, topology and supply voltage regardless if the circuits are continuous time or sampled data, current-mode or voltage mode. Most of those circuits are extensively used in the designs presented in Chapter 4, Chapter 5, Chapter 6 and Chapter 7. Only white noise is taken into considerations. We have shown that scaling down VDD and keeping the same DR*GBW product, power has to increase faster in voltage-mode circuits to compensate for power supply down-scaling.

The accuracy requirements give extra boundaries on the minimal power consumption for a given speed, gain and accuracy. This limitation is stronger than the physical limitation imposed by the effect of the thermal noise given the levels of the noise and the levels of the offsets. That is why matching driven power consumption has been considered. By scaling down VDD and keeping the same G GBW A2CC,rel product, power has to increase faster in voltage-mode circuits to compensate for power supply down-scaling. The same result has been obtained from the noise driven power consumption analysis.

 

Featured Video
Editorial
Jeff RoweJeff's MCAD Blogging
by Jeff Rowe
GE Additive’s Big Plans For Metal AM
Jobs
Mechanical Engineer II - Requisition ID 090445 for L3 Technologies at New York, NY
ECAD Designer - Data Connectivity for Delphi at Auburn Hills, MI
Estimator / Bidder for Rulon International at Saint Augustine, FL
Upcoming Events
33rd Annual Coordinate Metrology Society Conference at Snowbird UT - Jul 17 - 21, 2017
EMO Hannover 2017 at Hannover Germany - Sep 18 - 23, 2017
The 30th Annual Integrated Process Excellence Symposium & Training at Wyndham Grand Bonnet Creek Resort Orlando FL - Sep 18 - 20, 2017
Additive Manufacturing Conference 2017 at Knoxville Convention Center 701 Henley Street Knoxville TN - Oct 10 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise