CHAPTER 2

Power considerations in sub-micron digital CMOS


Prev TOC Next

2.1. Introduction

To optimize the power dissipation of mixed level systems a low-power methodology should be applied throughout the design process from system-level to process-level while keeping the same performance of the system. Low-power design methodologies can be considered at several abstraction levels as system, algorithmic ,architectural, logical and physical (device/process) as illustrated in fig.2.1. The process technology is under the control of process and device engineers. The other levels can be controlled by the design engineer.

Fig.2.1: The levels of abstraction for power considerations

Low-power techniques at the highest level of abstraction as algorithmic and architectural can lead to power savings of several orders of magnitude. At this level of abstraction, power analysis allows an early prediction and optimization of the power of a system.

Starting from fundamental/physical limits we are discussing afterwards the practical limits of power in digital, mostly at the architecture level. The fundamental limits are asymptotic limits and they cannot provide realistic comparisons between possible solutions. At architecture level, it is possible to find relations between power and signal to noise which provide a comparison basis with analog solutions. Because the computational power of an algorithm implemented in one chip solution dominates, we have made some considerations regarding the computational power. A simple example of a digital filter shows how power can be saved at the architecture level. Last but not least, ways to low-power in digital are being discussed. They will provide some input for the analog part of this thesis.

SolidCAM: 10K CAM Contest

Featured Video
Jobs
CAD Design Specialist I for Waterpik, Inc. at Fort Collins, CO
IT Analyst III (GIS) for Orange County Sanitation District at Fountain Valley, CA
Upcoming Events
MOULDING EXPO at Messepiazza 1 70629 Stuttgart Germany - May 30 - 2, 2017
32nd International Forum on Design for Manufacture and Assembly (DFMA) at Crowne Plaza Hotel 801 Greenwich Avenue Warwick RI - Jun 6 - 7, 2017
Collier Research Composites Design Summer Training Class at 760 Pilot House Drive Newport News VA - Jun 12 - 16, 2017
2017 ESPRIT World Conference at Universal City CA - Jun 12 - 16, 2017
MasterCAM



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy Advertise