"Provides students and practicing logic designers with immediate access to well organized information about Verilog HDL synthesis. Easy to read and provides a large number of examples of synthesizable Verilog models."
--Vassilios Gerousis, Senior Staff Technologist, Motorola